JJMICROELECTRONICS

100V, 40A, 7.7mΩ N-channel Power SGT MOSFET

JMSH1010PU

Features

- Excellent $R_{DS(ON)}$ and Low Gate Charge
- 100% UIS Tested
- 100% ΔVds Tested
- Halogen-free; RoHS-compliant

Applications

- Load Switch
- PWM Application
- Power Management

Product Summary

Parameters	Value	Unit
V_{DSS}	100	V
$V_{GS(th)\_Typ}$	2.8	V
I_D(@V_{GS}=10V)	40	A
$R_{DS(ON)\_Typ}$(@V_{GS}=10V	7.7	mΩ

RoHS

PDFN3X3-8L



Pin Assignment



Schematic Diagram

Ordering Information

Device	Marking	MSL	Form	Package	Reel(pcs)	Per Carton (pcs)
JMSH1010PU	SH1010P	1	Tape&Reel	PDFN3x3-8L	5000	50000

Absolute Maximum Ratings (@ T_C = 25°C unless otherwise specified)

Symbol	Parameter		Value	Unit
V_{DS}	Drain-to-Source Voltage		100	V
V_{GS}	Gate-to-Source Voltage		±20	V
I_D	Continuous Drain Current	T_C = 25°C	40	A
		T_C = 100°C	25	
I_{DM}	Pulsed Drain Current (1)		Refer to Fig.4	A
E_{AS}	Single Pulsed Avalanche Energy (2)		165	mJ
P_D	Power Dissipation	T_C = 25°C	30	W
		T_C = 100°C	12	
T_J, T_{STG}	Junction & Storage Temperature Range		-55 to 150	°C

Thermal Characteristics

Symbol	Parameter	Max	Unit
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient(3)	45	°C/W
$R_{\theta JC}$	Thermal Resistance, Junction to Case	4.2	

Electrical Characteristics (T_J = 25°C unless otherwise specified)

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
Off Characteristics						
$V_{(BR)DSS}$	Drain-Source Breakdown Voltage	I_D = 250μA, V_{GS} = 0V	100	-	-	V
I_{DSS}	Zero Gate Voltage Drain Current	V_{DS} = 80V, V_{GS} = 0V	-	-	1.0	μA
I_{GSS}	Gate-Body Leakage Current	V_{DS} = 0V, V_{GS} = ±20V	-	-	±100	nA
On Characteristics						
$V_{GS(th)}$	Gate Threshold Voltage	V_{DS} = V_{GS}, I_D = 250μA	1.9	2.8	3.6	V
$R_{DS(ON)}$	Static Drain-Source ON-Resistance(4)	V_{GS} = 10V, I_D = 20A	-	7.7	10.0	mΩ
Dynamic Characteristics						
R_g	Gate Resistance	f = 1MHz	-	1.7	-	Ω
C_{iss}	Input Capacitance	V_{GS} = 0V, V_{DS} = 50V, f = 1MHz	1095	1532	2069	pF
C_{oss}	Output Capacitance		459	643	868	pF
C_{rss}	Reverse Transfer Capacitance		15	21	28	pF
Q_g	Total Gate Charge	V_{GS} = 0 to 10V V_{DS} = 50V, I_D = 20A	19	27	36	nC
Q_{gs}	Gate Source Charge		-	7.6	-	nC
Q_{gd}	Gate Drain("Miller") Charge		-	8.1	-	nC
Switching Characteristics						
$t_{d(on)}$	Turn-On DelayTime	V_{GS} = 10V, V_{DD} = 50V I_D= 20A, R_{GEN} = 3.6Ω	-	11	-	ns
t_r	Turn-On Rise Time		-	21	-	ns
$t_{d(off)}$	Turn-Off DelayTime		-	23	-	ns
t_f	Turn-Off Fall Time		-	8.8	-	ns
Body Diode Characteristics						
I_S	Maximum Continuous Body Diode Forward Current		-	-	40	A
I_{SM}	Maximum Pulsed Body Diode Forward Current		-	-	160	A
V_{SD}	Body Diode Forward Voltage	V_{GS} = 0V, I_S = 20A	-		1.2	V
trr	Body Diode Reverse Recovery Time	I_F = 20A, di/dt = 100A/us	32	44	60	ns
Qrr	Body Diode Reverse Recovery Charge		-	56	-	nC

Notes:

1. Repetitive Rating: Pulse Width Limited by Maximum Junction Temperature.
2. E_{AS} condition: Starting T_J=25C, V_{DD}=50V, V_G=10V, R_G=25ohm, L=3mH, I_{AS}=10.5A, V_{DD}=0V during time in avalanche.
3. $R_{\theta JA}$ is measured with the device mounted on a 1inch^2 pad of 2oz copper FR4 PCB.
4. Pulse Test: Pulse Width≤300μs, Duty Cycle≤0.5%.

Typical Performance Characteristics

Figure 1: Power De-rating



Figure 2: Current De-rating



Figure 3: Normalized Maximum Transient Thermal Impedance



Figure 4: Peak Current Capacity



Typical Performance Characteristics

Figure 5: Output Characteristics



Figure 6: Typical Transfer Characteristics



Figure 7: On-resistance vs. Drain Current



Figure 8: Body Diode Characteristics



Figure 9: Gate Charge Characteristics



Figure 10: Capacitance Characteristics



Typical Performance Characteristics

Figure 11: Normalized Breakdown voltage vs. Junction Temperature



Figure 12: Normalized on Resistance vs. Junction Temperature



Figure 13: Normalized Threshold Voltage vs. Junction Temperature



Figure 14: $R_{DS(ON)}$ vs. V_{GS}



Figure 15: Maximum Safe Operating Area



Test Circuit



Figure 1: Gate Charge Test Circuit & Waveform



Figure 2: Resistive Switching Test Circuit & Waveform



Figure 3: Unclamped Inductive Switching Test Circuit& Waveform



Figure 4: Diode Recovery Test Circuit & Waveform

Package Mechanical Data(PDFN3X3-8L)

Package Outline



NOTES:
1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M,1994.
2. ALL DIMNESIONS IN MILLIMETER (ANNGLE IN DEGREE).
3. DIMENSIONS D1 AND E1 DO NOT INCLUDE MOLD FLASH PROTRUSIONS OR GATE BURRS.

DIM.	MILLIMETER		
	MIN.	NOM.	MAX.
A	0.70	0.75	0.80
b	0.25	0.30	0.35
c	0.10	0.20	0.25
D	3.00	3.15	3.25
D1	2.95	3.05	3.15
D2	2.39	2.49	2.59
E	3.20	3.30	3.40
E1	2.95	3.05	3.15
E2	1.70	1.80	1.90
e	0.65 BSC		
H	0.30	0.40	0.50
L	0.25	0.40	0.50
a	---	---	15°

Recommended Soldering Footprint



DIMENSIONS:MILLIMETERS